


RISC-V Software Ecosystem

Rainer Leupers



Our R&D topics in HW/SW co-design technologies





Scientific and technological expertise

- Numerous EU projects in HW/SW codesign:

 ARTIST, SHAPES, EURETILE, DSPACE,
 GEMSCLAIM, HiPEAC, TETRACOM, Eurolab4HPC,
 TETRAMAX, BOWI, EDIH Rheinland
- Academia-to-industry tech transfer:
 - Infineon, Synopsys, Ericsson, Microsoft, Tokyo
 Electron, ACE, Huawei, HiSilicon, Ricoh, Samsung,
 Audi/Cariad
- Eight successful spin-off companies, e.g.
 - LISATek: founded 2002, acquired by CoWare/Synopsys
 - Silexica: founded 2014, acquired by Xilinx/AMD
 - MachineWare: founded 2022







MACHINEWARE



RISC-V instruction set architecture (ISA)

- Programmable processor (CPU) architecture developed at UC Berkeley in 2010
- Open ISA standard (not "open source")
- First widely accepted open ISA, broad academia and industry support
- Available to anyone w/o license costs
- Easy to scale and to customize
- Major challenges:
 - Competitive landscape (e.g. ARM)
 - Identify application sweet spots and configurations
 - Develop comprehensive SW and tools ecosystem








MachineWare GmbH Products & Services


- Virtual Prototypes
 based on SystemC
- Fast CPU Instruction
 Set Simulators
 - SIM-V (RISC-V ISS)
 - SIM-A (ARM ISS)
- Qbox/QEMU
- ARM-on-ARM
- Services
 - SystemC, QEMUModeling
 - Training & Consulting





Desired EU partnerships related to RISC-V

- Major application domains:
 automotive, telecom, AI, critical infrastructures
- Use of Virtual Prototypes for
 - SW development and verification
 - System-on-chip design
 - CPU customization
 - Cybersecurity
- Contact info:
 - Prof. Dr. Rainer Leupers
 - leupers@ice.rwth-aachen.de
 - www.ice.rwth-aachen.de
 - <u>https://www.linkedin.com/in/rainer-leupers-135b344</u>
 <u>www.machineware.de</u>
 - https://www.linkedin.com/company/machineware







MACHINEWARE

